Synthesis and STA Training with hands on project

About Course

Synthesis Training covers the aspect of converting the design in form of RTL into Technology mapped netlist. Synthesis is an algorithm intensive task consisting of many stages within it requiring various inputs in order to produce a functionally correct netlist. The main part of Synthesis Training consists of reading in the design, converting RTL to Boolean equations through elaboration, then converting the Boolean equations to Generic Mapped Cells and then technology mapped cells from library, setting constraints, optimizing the design, analyzing the results and saving the design database for Placement and Routing stage to take on. Candidates who are interested in exploring opportunities in Synthesis and Front-end STA can undergo this in-depth Synthesis training to get good understanding of RTL constructs, Gate level Netlist, Constraint Development, Latch based designs, pipe lining and re-timing, basic Scan stitching, Setup timing closure, Topography based logic re-structuring, Wire Load Models, Logical Equivalence Checks. Hierarchical Synthesis is another key feature covered in this Synthesis Training Cadence Implementation Suite for Synthesis (as RTL Compiler / Genus) would be used in this Synthesis Training program. Candidates would get hands on work on two full designs.


... Synthesis Training Topic covered.
Introduction to synthesis.
Reading RTL in HDL form, dotlibs, SDC
Different types of RTL constructs
Analyzing dotlib files
Elaboration and Generic Synthesis
Understanding DesignWare components and Logical Operators
Clock gating insertion for reducing Dynamic power post CTS
Creating list of dont_touch and dont_use cells
Technology mapped Synthesis and optimization
Scan Insertion techniques
Checking Design for number of instances, area estimate
Check clock reaching clock pins of flops, unclocked flops
Time borrowing concepts for latch based paths
Leakage variants of standard cells LVT, RVT, HVT
Constraints on logical hierarchy boundaries
Setting Max Transition, Max Capacitance, Max Fanout
Push down and pull up timing constraints
Master clocks and generated clocks in design
Estimating uncertainty values, input and output delays in SDC
False path, Multi cycle path exceptions.
Disabling timing loops in design
Logical Equivalence Checking fundamentals (Top level and Hierarchical)
Hand off database to PnR

Curriculum

+
Introduction to synthesis.
HDL Modeling
Synthesis flow
Constraining the design for timing, area, power
Synthesize the Design
Analyze & Debug the results .
Optimization techniques
Report generation
Save the results and generate interface files to other tools
Introduction to synthesis.
HDL Modeling
Synthesis flow
Constraining the design for timing, area, power
Synthesize the Design
Analyze & Debug the results .
Optimization techniques
Report generation
Save the results and generate interface files to other tools
+
Introduction to Static Timing Analysis
Understanding Delays & Libraries:
Constraining the design with SDC commands.
Timing Analysis of Different Paths
Analyzing Timing Reports
Timing Exceptions:
Operating Conditions
Check timing by loading different .libs
Post Layout STA:
Multi-Mode Multi-Corner Analysis (MMMC)
Cross Talk (SI) Analysis
Sign-off STA & ECO Flow
Practical STA Issues and Solutions

Course videos

+
Lecture 1 STA Session1 1:27:53
Lecture 2 STA Session2 1:57:24
Lecture 3 STA Session3 1:37:16
Lecture 4 STA Session4 2:14:15
Lecture 5 STA Session5 1:57:18
Lecture 6 STA Session6 1:55:33
Lecture 7 STA Session7 2:24:22
Lecture 8 STA Session8 2:04:06
Lecture 9 STA Session9 2:26:55
Lecture 10 STA Session10 1:58:38
Lecture 11 STA Session11 2:38:43
Lecture 12 STA Session12 2:30:29
Lecture 13 STA Session13 2:18:10
Lecture 14 STA Session14 1:25:14
Lecture 15 STA Session15 2:23:06
Lecture 16 STA Session16 1:53:30
Lecture 17 STA Session17 1:23:39
Lecture 18 STA Session18 2:31:19
Lecture 19 STA Session19 2:31:19
Lecture 20 STA Session20 2:34:22
Lecture 21 STA Session21 1:59:45
Lecture 22 STA Session22 2:16:41
Lecture 23 Synthesis Session23 1:06:49
Lecture 24 Synthesis Session24 3:22:02
Lecture 25 Synthesis Session25 1:54:35
Lecture 26 Synthesis Session26 4:58:58
Lecture 27 Synthesis Session27 5:30:49
Lecture 28 Synthesis Session28 1:18:31
Lecture 29 Synthesis Session29 1:33:11
Lecture 30 Synthesis Session30 1:40:24
Lecture 31 Synthesis Session31 2:53:01
Lecture 32 Synthesis Session32 3:21:34
Lecture 32 Synthesis Session32 2:39:26


Benefits of eLearning:

  • - Access to the Instructor - Ask questions to the Instructor who taught the course
  • - Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
  • - Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready

continue to register

Have an account ? Login Fast

Login to Continue

If you face any Issue Contact Administrator.